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ABSTRACT 
 
   Hybrid field-effect-transistors (FETs) with germanium nanowire (NW) arrays and organic gate 
dielectric are presented. The nanowire deposition steps are fully compatible with printed 
electronics route. NW FETs demonstrate good performance with On/Off ratios of ~103 and hole 
mobilities of ~13 cm2/Vs in both nitrogen and air atmosphere. These results suggest that the 
hybrid nanowire FETs could be used in large area inexpensive electronics. 
 
 
INTRODUCTION 
 
   Fabrication of field-effect transistors using semiconducting ‘inks’ at low temperatures and on a 
large area substrates could potentially give rise to low-cost and disposable electronics that can 
also be lightweight and flexible if produced on plastics substrates.  The solution processability of 
such devices is making them even more attractive since they can be printed without the need for 
high vacuum techniques and energy-demanding high temperature fabrication steps.  
   Recently a number of principle approaches including organic semiconductors [1], amorphous 
silicon (a-Si) [2], solution processable semiconducting oxides[3, 4], and semiconducting carbon 
nanotubes[5]  have been undertaken  for large area printable, flexible transistors. All of them had 
some challenges, hampering their applications for high-performance solution-processable 
printable transistors, either due to mobility limitations of about 1 cm2/Vs (organics and a-Si) or 
high temperature processing (oxides) and purification drawbacks (single wall carbon nanotubes). 
   Semiconducting nanowire materials are offering a potential breakthrough in the area of high 
performance printable transistors. Inorganic nanowires maintain most of the bulk single crystal 
properties, including semiconducting behavior, crystal lattice structure, and efficient charge 
transport irrespective of nanowire diameter. The synthesis of nanowires can be completely 
separated from device fabrication thus allowing two-fold advantage.  Firstly, controlled growth 
of nanowires can be tailored to produce high-quality single-crystal structures with a desired 
length-to-width ratio; secondly, these nanomaterials may be formulated into ‘inks’ for selective 
low-temperature additive deposition on substrates.  If the alignment of these nanowires upon 
deposition can be controlled to ‘bridge’ device electrodes, then device performance per nanowire 
is expected to be comparable to that of traditional single-crystal semiconductor technology. Clear 
advantages of nanowire approach are the ease of processing, wide prospects for self-assembly 
‘bottom-up’ fabrication, compatibility with plastic substrates, and also possibility for fast device 
prototyping based on additive printing technology.  
 
 
   Currently there have been no reports on using single crystalline germanium nanowire arrays 
for top-gate configuration FETs, despite the fact that Ge has very high ‘bulk’ electron and hole 
mobilities (~3900cm2/Vs, 1900 cm2/Vs respectively)[6], and thus offers excellent opportunities 
for high performance FETs. 
   In this work we demonstrate solution-processable Ge nanowire-array-based FETs with a top-
gate spin-on amorphous fluoropolymer gate dielectric. 
 
 
EXPERIMENTAL 
 
   Ge nanowires used in this work were synthesized via a gold nanocrystal-seeded supercritical 
fluid-liquid-solid (SFLS) method[7, 8].  Ge NW array FETs were fabricated by transferring 
solution-suspended Ge nanowires (~0.3mg/ml in isopropanol) onto clean glass substrates, 
resulting in randomly orientated NWs with coverage densities of ~ 0.2 NWs/μm2.  Electrical 
contacts to the Ge NW arrays were produced with standard photolithography to achieve ~100-
150 nm thick chromium source/drain electrodes, as shown in Figure 1. After contact deposition 
step, FET structures were oxygen plasma etched to remove residual photoresist, and ~ 1μm 
thick CytopTM (Asahi Glass) film was deposited by spin-coating. Devices were finished by 
shadow-mask deposition of ~50 nm  gold gate electrode on top of polymer dielectric layer.  
           
 
Figure 1   Fabrication steps of a multiple Ge nanowire FET. (a-b) Ge NWs are solution cast onto 
a cleaned glass substrate, followed by spin coating a bi-layer photoresist (PMGI-SF6 from 
MichroChem Corp, followed by S1805 from Rohm and Haas electronic materials). (c) Substrates 
are exposed to UV through a photo-mask, and developed in a resist developer. (d-e) 100 
to150nm thick Cr layer is sputtered over entire substrate and lift-off process is conducted in 
acetone to define the source/drain contacts. (f-g) CytopTM is spin coated onto substrates to 
achieve a ~1μm thick film. This is then followed by the evaporation of ~50nm Au gate electrode.  
 
 
RESULTS AND DISCUSSION 
 
   I-V characteristics were obtained in N2 atmosphere and in ambient air after 24-hour exposure 
using a semiconductor characterization system (Agilent4142b). In all cases, the hybrid Ge NW 
array FETs exhibited p-type accumulation regime, consistent with previous reports on Ge 
nanowires synthesized by the SFLS method[7, 9].   
   For the FET devices measured in N2 atmosphere (Figure 2), a threshold voltage (VT) and 
device on/off ratio were extracted to be ~12V and 103 respectively. VT was found by fitting a 
straight line to the linear sections of the transfer characteristics.   The attained on/off ratio was 
found to be consistent with Ge NW based FETs in the literature[10]. The on/off ratio can be 
considered as the amplification factor of the Ge NWs conductance in response to an electric 
field, extracted by the logarithmic ratio of the maximum current (Imax) and the minimum current 
(Imin), expressed as log10(Imax⁄Imin). In N2 atmosphere a sub-threshold swing s (where s = 
ΔVg/[log10 (Imax⁄Imin)] of ~ 8V/dec is calculated for a Vg range between +20V and +10V. In this 
work,  s value attained for the  hybrid FETs is some 60 times larger than the best reported for 
bulk Ge FETs[10], and 15 times worse than the best reported data for  Ge NW FETs with 
multiple nanowires as the semiconducting channel[11].  It is anticipated that further 
enhancement in sub-threshold swing can be achieved by adopting a thinner gate dielectric layer.  
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Figure 2  Transfer (a) and output (b) characteristics for the top-gate Ge nanowire-array FET 
measured in dry nitrogen atmosphere. 
 
   The same FET devices were re-measured in air (Figure 3), and parameters were extracted in a 
similar manner. Device on/off ratio was close to 103, and threshold voltage VT was found to be 
~9V, which is only 3V deviation from that obtained in the N2 atmosphere, which demonstrates 
good device ambient stability. Sub-threshold swing  s was estimated to be  9V/dec.  
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Figure 3  Transfer (a) and output (b) characteristics for the top-gate Ge nanowire-array FET 
measured in ambient air after 24h exposure. 
 
   Another important parameter, device transconductance (gm), was estimated from transfer 
characteristics using equation     gm = dId/dVg. In both nitrogen and air atmosphere, the gm value 
was found  to be ~0.04μS. Considering 3 NWs (each having an average diameter ~100 nm) 
representing the channel, we estimated the effective channel width to be 0.3μm, using Weff  = Nd. 
Where N is the number of NWs in the channel, and d is the average diameter. Using Weff, we 
calculated a normalized gm (as per transistor width) of ~0.1μS/μm. The normalized gm attained 
here was found to be considerably higher than what was expected for a-Si (~0.01 μS/μm), but 
comparable to poly-Si (0.2-0.8 μS/μm)[11].  
  With the extracted gm of ~0.04μS, the effective carrier mobility (μp) was then calculated using 
the following approach.  
The capacitance (Ci) of three nanowires in FET channel was deduced by modifying the cylinder 
on plate model, which is often used to determine coupling capacitance in single NW FETs. Ci 
was estimated as ~0.3 fF, where Ci = N.2πεoεr.L/(cosh-1[(r+h)/r] [11-13].  εo is the relative 
permittivity, εr is the dielectric constant of the Cytop (~2.2)[14].  L is device channel length 
(~10μm), r is the average radii per NW (~50nm), and h is the Cytop film thickness (~1μm). Hole 
mobility (μp) was determined to be ~13 cm2/Vs using equation   µp=gm×L2/(Vd×Ci). 
   Evidently, the hole mobility attained in this work is significantly lower than the theoretical 
limit predicted for Ge.  Such drastic reduction in mobility may be attributed to surface scattering 
of carriers as a result of the large surface to volume ratio of Ge NWs and also high density of 
surface trap states, caused by amorphous surface oxide layers and adsorbed ambient species, 
such as polar water molecules [15, 16].   
   Nevertheless, a mobility of 13 cm2/Vs is promising because; firstly, it exceeds a value of 2 
cm2/Vs obtained  previously for SFLS grown germanium nanowires[17] and secondly,  a much 
thinner gate dielectric layer would allow for enhanced gate coupling to the NWs, thus enhancing 
carrier mobility as well as the sub-threshold slope. An example of such enhancement for metal 
oxide nanowires has already been demonstrated with nano-self-assembled dielectrics [18]. 
   The hole mobility attained for our device is still higher than what is routinely achieved in a-Si 
and amorphous organic semiconductors (~1cm2/Vs and ~ 0.1cm2/Vs respectively) [19, 20]. We 
 
 
note that our hybrid FETs exhibit significant contact resistance when Cr is used as the source and 
drain electrodes, and this is apparent from the nonlinear current trace in the output scans at low 
S-D voltage in Figures 2(b) and 3(b).  We also point out that the multiple Ge FETs made in this 
way exhibit significant hysteresis in the transfer scans (not shown here), which thought to be 
caused by the existence of surface states on Ge NWs. This hysteresis effect was stronger for the 
devices measured in air, and resulted in a more pronounced threshold voltage shift and 
consequently lower maximum current values in the output scans shown in Figure 3(b) compared 
to the transfer scan current values in Figure 3 (a). The exact nature of the trap states causing 
hysteresis and methods to remove/passivate them are beyond the scope of this paper.  
 
 
CONCLUSIONS  
 
   In summary, single crystalline Ge NWs and a polymeric dielectric were used to construct a 
hybrid FET on glass. The fabrication process undertaken for such FETs shows good 
compatibility with low temperature processing techniques. FET mobility of 13 cm2/Vs was 
realized in nitrogen atmosphere and in ambient air, and demonstrated good stability. This 
approach of using a polymeric insulator and inorganic Ge NW arrays opens the possibility for 
high performance FETs that are compatible with printing technologies for low cost device 
assembly. 
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